
P Channel Enhancement Mode MOSFET 3409

-2.6A

DESCRIPTION


The 3409 is the P-Channel logic enhancement mode power field effect transistor are produced using high cell density, DMOS trench technology.

This high density process is especially tailored to minimize on-state resistance.


These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other batter powered circuits, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

SOT-23-3L



1.Gate 2.Source 3.Drain





P Channel Enhancement Mode MOSFET 3409

-2.6A

ABSOLUTE MAXIMUM RATINGS (Ta = 25 Unless otherwise noted)

Parameter		Symbol	Typical	Unit
Drain-Source Voltage		VDSS	-30	V
Gate-Source Voltage		VGSS	+/-20	V
Continuous Drain Current (TJ=150)	TA=25 TA=70	ID	-2.6 -2.2	A
Pulsed Drain Current		IDM	-20	A
Continuous Source Current (Diode Conduction)		IS	-1.25	A
Power Dissipation	TA=25 TA=70	PD	1.4 1.0	W
Operation Junction Temperature		TJ	150	
Storage Temperature Range		TSTG	-55/150	
Thermal Resistance-Junction to Ambient		R θ JA	100	/W

P Channel Enhancement Mode MOSFET 3409

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =-250μA, V _{GS} =0V	-30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-30V, V _{GS} =0V T _J =55°C			-1 -5	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250μA	-1	-1.9	-3	V
I _{D(ON)}	On state drain current	V _{GS} =-4.5V, V _{DS} =-5V	-5			A
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =-10V, I _D =-2.6A		97	130	mΩ
		V _{GS} =-4.5V, I _D =-2A		166	200	mΩ
g _{FS}	Forward Transconductance	V _{DS} =-5V, I _D =-2.5A	3	3.8		S
V _{SD}	Diode Forward Voltage	I _S =-1A, V _{GS} =0V		-0.82	-1	V
I _S	Maximum Body-Diode Continuous Current				-2	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-15V, f=1MHz		302	370	pF
C _{oss}	Output Capacitance			50.3		pF
C _{rss}	Reverse Transfer Capacitance			37.8	53	pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	6	12	18	Ω
SWITCHING PARAMETERS						
Q _{g(10)}	Total Gate Charge(10V)	V _{GS} =-10V, V _{DS} =-15V, I _D =-2.6A		6.8	9	nC
Q _{g(4.5)}	Total Gate Charge(4.5V)			2.4	3.1	nC
Q _{gs}	Gate Source Charge			1.6		nC
Q _{gd}	Gate Drain Charge			0.95		nC
t _{D(on)}	Turn-On DelayTime	V _{GS} =-10V, V _{DS} =-15V, R _L =5.8Ω, R _{GEN} =3Ω		7.5		ns
t _r	Turn-On Rise Time			3.2		ns
t _{D(off)}	Turn-Off DelayTime			17		ns
t _f	Turn-Off Fall Time			6.8		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =-2.6A, dI/dt=100A/μs		16.8	22	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =-2.6A, dI/dt=100A/μs		10		nC