



P Channel Enhancement Mode MOSFET 3403

-2.6A

DESCRIPTION


The 3403 is the P-Channel logic enhancement mode power field effect transistor are produced using high cell density, DMOS trench technology.

This high density process is especially tailored to minimize on-state resistance.


These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other batter powered circuits, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

SOT-23-3L



1.Gate 2.Source 3.Drain



A3: Purduct Name Y: Year Code A: Process Code



P Channel Enhancement Mode MOSFET 3403

-2.6A

ABSOLUTE MAXIMUM RATINGS (Ta = 25 Unless otherwise noted)

Parameter		Symbol	Typical	Unit
Drain-Source Voltage		VDSS	-30	V
Gate-Source Voltage		VGSS	+/-20	V
Continuous Drain Current (TJ=150)	TA=25 TA=70	ID	-2.6 -2.2	A
Pulsed Drain Current		IDM	-20	A
Continuous Source Current (Diode Conduction)		IS	-1.25	A
Power Dissipation	TA=25 TA=70	PD	1.4 1.0	W
Operation Junction Temperature		TJ	150	
Storage Temperature Range		TSTG	-55/150	
Thermal Resistance-Junction to Ambient		R θ JA	100	/W




P Channel Enhancement Mode MOSFET 3403

-2.6A

ELECTRICAL CHARACTERISTICS (Ta = 25 Unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	V(BR)DSS	VGS=0V,ID=-250uA	-30			V
Gate Threshold Voltage	VGS(th)	VDS=VGS,ID=-250uA	-0.6		-1.4	V
Gate Leakage Current	IGSS	VDS=0V,VGS=+20V			+100	nA
Zero Gate Voltage Drain Current	IDSS	VDS=-30V,VGS=0V			-1	uA
		VDS=-30V,VGS=0V TJ=55			-5	
On-State Drain Current	ID(on)	VDS -5V,VGS=-10V	-10			A
Drain-source On-Resistance	RDS(on)	VGS=-10V,ID=-2.6A VGS=-4.5V,ID=-2.0A VGS=-2.5V,ID=-1.0A		0.103 0.128 0.187	0.130 0.180 0.260	Ω
Forward Transconductance	gfs	VDS=-5V,ID=-2.5A	3.0	4.5		S
Diode Forward Voltage	VSD	Is=-1.0A,VGS=0V		-0.85	-1.0	V
Dynamic						
Total Gate Charge	Qg	VDS=-15V,VGS=-4.5V ID ≡ -2.5A		4.4	5.3	nC
Gate-Source Charge	Qgs			0.8		
Gate-Drain Charge	Qgd			1.32		
Input Capacitance	Ciss	VDS=-15V,VGS=0V F=1MHz		226		PF
Output Capacitance	Coss			87		
Reverse Transfer Capacitance	Crss			19		
Turn-On Time	td(on) tr	VDD=-10V,RL=6Ω VDS=-15V, VGEN=-3Ω		5.3	8	nS
Turn-Off Time	td(off) tf			4.4	9	
				31.5	45	
				8	16	

SOT-23-3L PACKAGE OUTLINE



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.400	0.012	0.016
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950TYP		0.037TYP	
e1	1.800	2.000	0.071	0.079
L	0.700REF		0.028REF	
L1	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

TYPICAL CHARACTERISTICS (25 Unless noted)




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL CHARACTERISTICS (25 Unless noted)




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance