


DESCRIPTION

The 3414 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology.


This high density process is especially tailored to minimize on-state resistance.

These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other batter powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION SOT-23-3L



1.Gate 2.Source 3.Drain



AE: Part Marking XX: Year Code

FEATURE

- 20V/4.0A, $R_{DS(ON)} = 55\text{m-ohm}$
@VGS = 4.5V
- 20V/3.4A, $R_{DS(ON)} = 70\text{m-ohm}$
@VGS = 2.5V
- 20V/2.8A, $R_{DS(ON)} = 90\text{m-ohm}$
@VGS = 1.8V
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- SOT-23-3L package design



N Channel Enhancement Mode MOSFET 3414

4.0A

ABSOLUTE MAXIMUM RATINGS (Ta = 25 Unless otherwise noted)

Parameter		Symbol	Typical	Unit
Drain-Source Voltage		VDSS	20	V
Gate-Source Voltage		VGSS	+/-12	V
Continuous Drain Current (TJ=150)	TA=25	ID	4.0	A
	TA=70		3.4	
Pulsed Drain Current		IDM	10	A
Continuous Source Current (Diode Conduction)		IS	1.6	A
Power Dissipation	TA=25	PD	1.25	W
	TA=70		0.8	
Operation Junction Temperature		TJ	150	
Storage Temperature Range		TSTG	-55/150	
Thermal Resistance-Junction to Ambient		R θ JA	105	/W

N Channel Enhancement Mode MOSFET 3414


4.0A

ELECTRICAL CHARACTERISTICS (Ta = 25 Unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS}=0V, I_D=-250\mu A$	20			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	0.4		1.0	V
Gate Leakage Current	I_{GSS}	$V_{DS}=0V, V_{GS}=+/-12V$			100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-20V, V_{GS}=0V$			1	uA
		$V_{DS}=-20V, V_{GS}=0V$ $T_J=55$			5	
On-State Drain Current	$I_{D(on)}$	$V_{DS} = -5V, V_{GS}=-4.5V$	6.0			A
Drain-source On-Resistance	$R_{DS(on)}$	$V_{GS}=4.5V, I_D=4.0A$		0.04	0.055	Ω
		$V_{GS}=2.5V, I_D=3.4A$		0.05	0.07	
		$V_{GS}=1.8V, I_D=2.8A$		0.065	0.090	
Forward Transconductance	g_{fs}	$V_{DS}=5V, I_D=3.6V$		10		S
Diode Forward Voltage	V_{SD}	$I_S=1.6A, V_{GS}=0V$		0.8	1.2	V
Dynamic						
Total Gate Charge	Q_g	$V_{DS}=6V, V_{GS}=4.5V$ $I_D \equiv 2.8A$		4.8	8	nC
Gate-Source Charge	Q_{gs}			1.0		
Gate-Drain Charge	Q_{gd}			1.0		
Input Capacitance	C_{iss}	$V_{DS}=6V, V_{GS}=0V$ $F=1MHz$		485		pF
Output Capacitance	C_{oss}			85		
Reverse Transfer Capacitance	C_{rss}			40		
Turn-On Time	$t_{d(on)}$	$V_{DD}=6V, R_L=6\Omega$ $I_D=1A, V_{GEN}=4.5V$ $R_G=6\Omega$		10	25	nS
	t_r			13	60	
Turn-Off Time	$t_{d(off)}$			18	70	
	t_f			15	60	

4.0A

SOT-23-3L PACKAGE OUTLINE



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.400	0.012	0.016
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950TYP		0.037TYP	
e1	1.800	2.000	0.071	0.079
L	0.700REF		0.028REF	
L1	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

4.0A

TYPICAL CHARACTERISTICS (25 Unless noted)




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage








Figure 4: On-Resistance vs. Junction Temperature

N Channel Enhancement Mode MOSFET 3414

4.0A

TYPICAL CHARACTERISTICS (25 Unless noted)



4.0A

TYPICAL CHARACTERISTICS




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance